CMOS Logic

CMOS Logic

• When the input is HIGH,

the upper transistor is OFF and
the lower transistor is ON

Therefore, the output is LOW

• When the input is LOW,

the upper transistor is ON and
the lower transistor is OFF

Therefore, the output is HIGH

• There is no significant current flow from Vdd to ground at any time.